DS05-10164-3E

MEMORY CMOS 1 M × 4 BIT FAST PAGE MODE DYNAMIC RAM

MB814400D-60/-70

CMOS 1,048,576 \times 4 bit Fast Page Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB814400D is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 4-bit increments. The MB814400D features a "fast page" mode of operation whereby high-speed random access of up to 1,024-bits of data within the same row can be selected. The MB814400D DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814400D is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814400D is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814400D are not critical and all inputs are TTL compatible.

| Parar | neter | MB814400D-60 | MB814400D-70 | |
|--------------------------|-------------------|---|--------------|--|
| RAS Access Time | | 60 ns max. | 70 ns max. | |
| CAS Access Time | | 15 ns max. | 20 ns max. | |
| Address Access Time | | 30 ns max. | 35 ns max. | |
| Randam Cycle Time | | 110 ns min. | 125 ns min. | |
| Fast Page Mode Cycle Tin | ne | 40 ns min. | 45 ns min. | |
| Low power Dissipation | Operating current | 605 mW max. | 550 mW max. | |
| Low power Dissipation | Standby current | 11 mW max. (TTL level)/5.5 mW max. (CMOS le | | |

PRODUCT LINE & FEATURES

- 1,048,576 words × 4 Bit organization
- Silicon gate, CMOS, 3D-Stacked capacitor Cell
- All input and output areTTL compatible
- 1024 refresh cycles every16.4 ms
- Early write or \overrightarrow{OE} controlled write capability
- RAS only CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

| Parameter | Symbol | Value | Unit |
|---------------------------------------|-----------|-------------|------|
| Voltage at any pin relative to Vss | Vin, Vout | -1 to +7 | V |
| Voltage of Vcc supply relative to Vss | Vcc | -1 to +7 | V |
| Power Dissipation | PD | 1.0 | W |
| Short Circuit Output Current | Ιουτ | ±50 | mA |
| Storage Temperature | Tstg | -55 to +125 | °C |

WARNING: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


■ PACKAGE



Plastic SOJ Package LCC-26P-M04

Package and Ordering Information

- 26-pin plastic (300 mil) SOJ, order as MB814400D-xxPJN




■ CAPACITANCE

(T_A = 25°C, f = 1 MHz)

| Parameter | Symbol | Тур. | Max. | Unit |
|--------------------------------------|--------|------|------|------|
| Input Capacitance, Ao toAo | | | 5 | pF |
| Input Capacitance, RAS, CAS, WE, OE | CIN2 | | 7 | pF |
| Input/Output Capacitance, DQ1 to DQ4 | CDQ | | 7 | pF |

■ PIN ASSIGNMENTS AND DESCRIPTIONS



| Designator | Function |
|----------------------------------|------------------------|
| DQ1 to DQ4 | Data Input/Output |
| WE | Write Enable. |
| RAS | Row address strobe. |
| A ₀ to A ₉ | Address inputs. |
| Vcc | +5 volt power supply. |
| OE | Output enable. |
| CAS | Column address strobe. |
| Vss | Circuit ground. |

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Notes | Symbol | Min. | Тур. | Max. | Unit | Ambient Operating Temp |
|--------------------------------|-------|--------|------|------|------|------|---------------------------|
| Spply Voltage | 4 | Vcc | 4.5 | 5.0 | 5.5 | V | |
| | 1 | Vss | 0 | 0 | 0 | v | |
| Input High Voltage, all inputs | 1 | Vін | 2.4 | — | 6.5 | V | 0°C to +70°C |
| Input Low Voltage, all inputs | 1 | VIL | -2.0 | _ | 0.8 | V | |
| Input Low Voltage, DQ(*) | 1 | Vild | -1.0 | — | 0.8 | V | |

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any four of 4,194,304 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 5. First, ten row address bits are input on pins A₀-through-A₉ and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of CAS and RAS, respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min.)+ t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways--an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ₁ to DQ₄) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- **trac :** from the falling edge of \overline{RAS} when trcd (max) is satisfied.
- tcac: from the falling edge of \overline{CAS} when trcd is greater than trcd (max).
- tAA: from column address input when tRAD is greater than tRAD (max).
- toEA : from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or t AA.

The data remains valid until either \overline{CAS} or \overline{OE} returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024-bits can be accessed and, when multiple MB 814400Ds are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

■ DC CHARACTERISTICS

| (Recommended o | Not | | | | | | | |
|-----------------------------------|-----------------------|--------------|------------------------|---|----------------|------|------|----------|
| Parameter Notes | | | Symbol | Conditions | | Unit | | |
| Falalite | lei | Notes | Symbol | Conditions | Min. Typ. Max. | | Max. | Unit |
| Output High Voltage |) | 1 | Vон | Іон = −5 mA | 2.4 | _ | — | V |
| Output Low Voltage | | 1 | Vol | lo∟ = 4.2 mA | | | 0.4 | V |
| Input Leakage Curre | ent (A | ny Input) | lı(L) | $\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq 5.5 \ \text{V}; \\ 4.5 \ \text{V} \leq \text{Vcc} \leq 5.5 \ \text{V}; \\ \text{Vss} = 0 \ \text{V}; \ \text{All other pins} \\ \text{not under test} = 0 \ \text{V} \end{array}$ | -10 | _ | 10 | μΑ |
| Output Leakage Current | | | DQ(L) | $0 \text{ V} \leq V_{\text{OUT}} \leq 5.5 \text{ V};$ Data out disabled | -10 | | 10 | |
| Operating Current | | MB814400D-60 | | RAS & CAS cycling; | _ | | 110 | mA |
| (Average Power Supply Current) | 2 | MB814400D-70 | | $t_{RC} = min.$ | | | 100 | |
| Standby Current | | TTL level | | $\overline{RAS} = \overline{CAS} = V_{IH}$ | | _ | 2.0 | mA |
| (Power Supply Current) | | CMOS level | Icc2 | $\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2 V$ | | | 1.0 | |
| Refresh Current#1 | | MB814400D-60 | | $\overline{CAS} = V_{H}, \overline{RAS}$ cycling; | | | 110 | + |
| (Average Power Supply Current) | 2 | MB814400D-70 | Іссз | $t_{RC} = min.$ | — | _ | 100 | mA |
| Fast Page Mode | | MB814400D-60 | - Icc4 | RAS = VIL, CAS cycling; | | | 55 | mA |
| Current | urrent 2 MB814400D-70 | | t _{PC} = min. | _ | | 50 | | |
| Refresh Current#2 | | MB814400D-60 | | RAS cycling; | | | 110 | <u> </u> |
| (Average Power Supply Current) | 2 | MB814400D-70 | Icc5 | CAS-before-RAS; trc = min. | | | 100 | mA |

■ AC CHARACTERISTICS

| (At re | commended operating conditions u | unless oth | erwise no | oted.) | Notes 3, 4, 5 | | | |
|--------|---|--------------|-----------|---------|---------------|--------|------|--|
| No. | Parameter Notes | Symbol | MB814 | 400D-60 | MB814 | Unit | | |
| NO. | Farameter | Symbol | Min. | Max. | Min. | Max. | Unit | |
| 1 | Time Between Refresh | t REF | _ | 16.4 | | 16.4 | ms | |
| 2 | Random Read/Write Cycle Time | trc | 110 | — | 125 | | ns | |
| 3 | Read-Modify-Write Cycle Time | trwc | 155 | | 175 | | ns | |
| 4 | Access Time from RAS 6, 9 | t rac | — | 60 | — | 70 | ns | |
| 5 | Access Time from CAS 7, 9 | tcac | _ | 15 | | 20 | ns | |
| 6 | Column Address Access Time 8, 9 | taa | | 30 | | 35 | ns | |
| 7 | Output Hold Time | tон | 0 | — | 0 | _ | ns | |
| 8 | Output Buffer Turn On Delay Time | ton | 0 | — | 0 | | ns | |
| 9 | Output Buffer Turn off Delay Time | toff | _ | 15 | | 15 | ns | |
| 10 | Transition Time | t⊤ | 2 | 50 | 2 | 50 | ns | |
| 11 | RAS Precharge Time | t RP | 40 | — | 45 | | ns | |
| 12 | RAS Pulse Width | t ras | 60 | 100000 | 70 | 100000 | ns | |
| 13 | RAS Hold Time | t RSH | 15 | _ | 20 | | ns | |
| 14 | CAS to RAS Precharge Time | t CRP | 5 | _ | 5 | | ns | |
| 15 | RAS to CAS Delay Time11, 12 | t RCD | 20 | 45 | 20 | 50 | ns | |
| 16 | CAS Pulse Width | t CAS | 15 | — | 20 | | ns | |
| 17 | CAS Hold Time | t csн | 60 | — | 70 | | ns | |
| 18 | CAS Precharge Time (Normal) 18 | t CPN | 10 | — | 10 | — | ns | |
| 19 | Row Address Set Up Time | t asr | 0 | _ | 0 | | ns | |
| 20 | Row Address Hold Time | t rah | 10 | — | 10 | | ns | |
| 21 | Column Address Set Up Time | tasc | 0 | _ | 0 | | ns | |
| 22 | Column Address Hold Time | tсан | 15 | _ | 15 | | ns | |
| 23 | RAS to Column Address Delay Time | t RAD | 15 | 30 | 15 | 35 | ns | |
| 24 | Column Address to RAS Lead Time | t RAL | 30 | — | 35 | | ns | |
| 25 | Column Address to CAS Lead Time | t CAL | 30 | — | 35 | | ns | |
| 26 | Read Command Set Up Time | trcs | 0 | | 0 | | ns | |
| 27 | Read Command and Hold Time Referenced to RAS | t rrh | 0 | _ | 0 | _ | ns | |
| 28 | Read Command and Hold Time Referenced to CAS | trcн | 0 | _ | 0 | _ | ns | |
| 29 | Write Command Set Up Time 15 | twcs | 0 | — | 0 | — | ns | |
| 30 | Write Command Hold Time | twcн | 10 | _ | 10 | | ns | |

■ AC CHARACTERISTICS (Continued) (At recommended operating conditions unle


| ALIE | commended operating con | | | | | Notes 3, 4, 5 | | |
|------|--|----------|---------------|-------|---------|---------------|--------|----|
| No. | Parameter | Notes | Symbol | MB814 | 400D-60 | MB814 | Unit | |
| | | | | Min. | Max. | Min. | Max. | |
| 31 | WE Pulse Width | | t wp | 10 | — | 10 | | ns |
| 32 | Write Command to RAS Lead T | ïme | t RWL | 15 | — | 20 | | ns |
| 33 | Write Command to CAS Lead T | ïme | tcw∟ | 20 | — | 20 | | ns |
| 34 | DIN Set Up Time | | tos | 0 | — | 0 | | ns |
| 35 | DIN Hold Time | 20 | tdн | 15/18 | — | 15/18 | | ns |
| 36 | RAS to WE Delay Time | 15 | t rwd | 85 | — | 95 | — | ns |
| 37 | \overline{CAS} to \overline{WE} Delay Time | 15 | tcwp | 40 | — | 45 | — | ns |
| 38 | Column Address to WE Delay Time | 15 | tawd | 55 | _ | 60 | _ | ns |
| 39 | RAS Precharge Time to CAS A Time (Refresh cycles) | ctive | t rpc | 10 | | 10 | _ | ns |
| 40 | CAS Set Up Time for CAS-befor Refresh | re-RAS | t csr | 0 | _ | 0 | | ns |
| 41 | CAS Hold Time for CAS-before- Refresh | RAS | t CHR | 10 | _ | 10 | | ns |
| 42 | WE Set Up Time from RAS | 19 | twsr | 10 | _ | 10 | | ns |
| 43 | WE Hold Time from RAS | 19 | t whr | 10 | _ | 10 | _ | ns |
| 44 | Access Time from OE | 9 | t OEA | — | 15 | _ | 20 | ns |
| 45 | Output Buffer Turn Off Delay from OE | 10 | toez | 0 | 15 | 0 | 15 | ns |
| 46 | OE to RAS Lead Time for Valid | Data | t oel | 10 | — | 10 | | ns |
| 47 | \overline{OE} Hold Time Referenced to \overline{W} | E | tоен | 15 | — | 20 | | ns |
| 48 | OE to Data in Delay Time | | toed | 15 | — | 15 | | ns |
| 49 | DIN to CAS Delay Time | 16 | tozc | 0 | — | 0 | | ns |
| 50 | DIN to OE Delay Time | 16 | t dzo | 0 | — | 0 | — | ns |
| 51 | Fast Page Mode RAS Pulse Wie | dth | t RASP | _ | 200000 | | 200000 | ns |
| 52 | Fast Page Mode Read/Write Cy | cle Time | t PC | 40 | — | 45 | | ns |
| 53 | Fast Page Mode Read-Modify-V Cycle Time | Vrite | t PRWC | 90 | _ | 95 | _ | ns |
| 54 | Access Time from CAS Precharge | 9, 17 | t CPA | _ | 35 | | 40 | ns |
| 55 | Fast Page Mode CAS Precharg | e Time | t CP | 10 | _ | 10 | | ns |
| 56 | Fast Page Mode RAS Hold Time Precharge | e CAS | t RHCP | 35 | _ | 40 | _ | ns |
| 57 | Fast Page Mode CAS Precharg WE Delay Time | e Time | t CPWD | 60 | | 65 | _ | ns |

Notes: 1. Referenced to Vss.

2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

Icc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$, $V_{IL} > -0.5$ V. Icc1, Icc3 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc4 is specified at one time of address change during one Page cycle.

- 3. An Initial pause (RAS = CAS = V_H) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 5$ ns.
- 5. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min.) and V_{IL} (max.).
- 6. Assumes that tRCD ≤ tRCD (max.) and tRAD ≤ tRAD (max.). If tRCD> tRCD (max.) or tRAD> tRAD (max.), tRAC will be increased by the amount that tRCD or tRAD exceeds the maximum recommended value shown in this table. Refer to Fig. 2 and 3.
- 7. If trcd \geq trcd (max.), trad \geq trad (max.), and tasc \geq trad tcac tt, access time is tcac.
- 8. If trad \geq trad (max.) and tasc \leq taa tcac tt, access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toFF and toEz is specified that output buffer change to high impedance state.
- 11. Operation within the tRCD (max.) limit ensures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, access time is controlled exclusively by tCAC or tAA.
- 12. trcd (min.) = trah (min.)+ 2 tr + tasc (min.).
- 13. Operation within the tRAD (max.) limit ensures that tRAC (max.) can be met. tRAD (max.) is specified as a reference point only; if tRAD is greater than the specified tRAD (max.) limit, access time is controlled exclusively by tCAC or tAA.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. twcs, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs (min.), data out pin will remain open circuit (high impedance) through the entire cycle. If t_{RWD} ≥ t_{RWD} (min.), t_{CWD} ≥ t_{CWD} (min.) and t_{AWD} ≥ t_{AWD} (min.), the cycle is a Read-Modify-Write cycle and data out pin will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out pin is indeterminated.
- 16. Either tozc or tozo must be satisfied.
- 17. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
- 18. Assumes that \overline{CAS} -before- \overline{RAS} refresh.
- 19. Assumes that Test mode function.
- 20. If $t_{RCD} \leq t_{RCD}$ (max.), $t_{DH} = 18$ ns. Otherwise, $t_{DH} = 15$ ns





■ FUNCTIONAL TRUTH TABLE


| Operation | Clock Input | | | Address Input | | t Data | | | | |
|---|-------------------|-----|-------------------|-------------------|-------|-------------|-------|--------|---------|--|
| Operation Mode | RAS | CAS | WE | OE | Row | Col- umn | Input | Output | Refresh | Note |
| Standby | Н | Н | Х | Х | _ | | — | High-Z | _ | |
| Read Cycle | L | L | Н | L | Valid | Valid | — | Valid | Yes* | trcs ≥ trcs (min.) |
| Write Cycle (Early Write) | L | L | L | Х | Valid | Valid | Valid | High-Z | Yes* | twcs≥twcs (min.) |
| Read-Modify- Write Cycle | L | L | $H \rightarrow L$ | $L \rightarrow H$ | Valid | Valid | Valid | Valid | Yes* | |
| RAS-only Refresh Cycle | L | Н | Х | Х | Valid | | _ | High-Z | Yes | |
| <u>CAS</u> -before- RAS Refresh Cycle | L | L | Н | х | _ | | _ | High-Z | Yes | tcsr ≥ tcsr (min.) |
| Hidden Refresh Cycle | $H \rightarrow L$ | L | Н | L | _ | | _ | Valid | Yes | Previous data is kept |
| Test Mode Set Cycle (Hidden) | L | L | L | Х | _ | _ | _ | High-Z | Yes | tcsr ≥ tcsr (min.) twsr ≥ twsr (min.) |
| Test Mode Set Cycle (CBR) | $H \rightarrow L$ | L | L | Х | _ | | | Valid | Yes | tcsr ≥ tcsr (min.) twsr ≥ twsr (min.) |


X : "H" or "L"


* : It is impossible in Fast Page Mode.


























RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pin is kept in a high-impedance state.




WE must be held High for the specified set up time (twsR) before RAS goes low in order not to enter "test mode".



A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of CAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability. WE must be held High for the specified set up time (twsR) before RAS goes Low in order not to enter "test mode".





DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₉ are defined by the on-chip refresh counter. Column Address: Bits A₀ through A₉ are defined by latching levels on A₀ to A₉ at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


| (At recommended operating | conditions | unless otherwise noted.) |
|---------------------------|------------|--------------------------|
|---------------------------|------------|--------------------------|

| | (At recommended operating conditions differences otherwise note | | | | | | | | | |
|-----|---|---------------|-------|---------|-------|------|------|--|--|--|
| Na | Demonster | Symbol | MB814 | 400D-60 | MB814 | 11 | | | | |
| No. | Parameter | Symbol | Min. | Max. | Min. | Max. | Unit | | | |
| 58 | Access Time from CAS | t FCAC | | 15 | — | 20 | ns | | | |
| 59 | Column Address Hold Time | tfcah | 15 | | 15 | — | ns | | | |
| 60 | CAS to WE Delay Time | trcwd | 40 | | 45 | — | ns | | | |
| 61 | CAS Pulse width | t FCAS | 15 | | 20 | _ | ns | | | |
| 62 | RAS Hold Time | t FRSH | 15 | _ | 20 | _ | ns | | | |
| 62 | CAS Precharge Time | tсрт | 30 | _ | 35 | — | ns | | | |

Note: Assumes that CAS-before-RAS refresh counter test cycle only.

PACKAGE DIMENSIONS

(Suffix: -PJN)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554 Tel: 336-1600 Fax: 336-1609

F9607 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.